

(12) United States Patent Agrawal et al.

(10) Patent No.:

US 6,348,813 B1

(45) Date of Patent:

Feb. 19, 2002

(54) SCALABLE ARCHITECTURE FOR HIGH DENSITY CPLD'S HAVING TWO-LEVEL HIERARCHY OF ROUTING RESOURCES

* cited by examiner

(75) Inventors: Om P. Agrawal, Los Altos, CA (US); Claudia A. Stanley, Austin, TX (US); Xiaojie (Warren) He, Austin, TX (US); Larry R. Metzger, Austin, TX (US); Robert A. Simon, Colorado Springs,

Primary Examiner-Michael Tokar Assistant Examiner—Vibol Tan

CO (US); Kerry A. Ilgenstein, Austin, TX (US)

(74) Attorney, Agent, or Firm-Fliesler, Dubb, Meyer & Lovejoy LLP; Gideon Gimlan

6,150,841 A * 11/2000 Agrawal et al. 326/41

Appl. No.: 09/721,153

(21)

(56)

(22) Filed:

ABSTRACT (57)

Assignce: Lattice Semiconductor Corporation, Hillsboro, OR (US)

An improved, scalable CPLD device has a two-tiered hierarchical switch construct comprised of a Global Switch Matrix (GSM) and an even number of Segment Switch Matrices (SSM's). An even number of Super Logic Blocks (SLB's) are coupled to each SSM. Each SSM and its SLB's define a segment that couples to the GSM. Each SLB has a relatively large number of inputs (at least 80) and can generate product term signals (PT's) that are products of independent input terms provided from the SSM to the SLB inputs. Some of the product terms generated within each SLB are dedicated to SLB-local controls. Each SLB has at least 32 macrocells and at least 16 I/O pads which feedback to both to the local SSM and the global GSM. 100% intra-segment connectivity is assured within each segment so that each segment can function as an independent, mini-CPLD. Each SSM has additional lines, dedicated for intersegment (global) communications. The large number of parallel inputs to each SLB ease implementation of 64-bit wide designs. Symmetry within the design of each segment

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Related U.S. Application Data

Nov. 22, 2000

Division of application No. 09/326,940, filed on Jun. 6, (62) 1999, now Pat. No. 6,184,713.

(51) Int. Cl.⁷ H03K 19/177 U.S. Cl. 326/41; 326/40; 326/39; (52)

326/38 Field of Search 326/37, 38, 39, 326/40, 41

References Cited

U.S. PATENT DOCUMENTS

6,097,212 A * 8/2000 Agrawal et al. 326/41

16 Claims, 16 Drawing Sheets

allow for more finely-granulated implementations such as

for 32 or 16-bit wide designs.

